Memory Barrier - CI/CD Glossary Definition
A memory barrier (fence) is an instruction that constrains the ordering of memory reads and writes around it, preventing the CPU or compiler from reordering operations in ways that would make a lock-free or producer/consumer algorithm incorrect.
Related guides
Atomic Operation - CI/CD Glossary DefinitionAn atomic operation completes indivisibly - no other thread observes a partial result - the building block of…
Lock-Free - CI/CD Glossary DefinitionA lock-free algorithm guarantees some thread always makes progress without locks, avoiding deadlock and prior…
Cache Line - CI/CD Glossary DefinitionA cache line is the fixed-size block (often 64 bytes) the CPU moves between memory and cache as a unit - the…